Abstract-
I. INTRODUCTION
Power Factor Correction (PFC) stages are responsible for complying the standards regarding the current waveform on the grid side [1] and they are designed with the aim of obtaining high efficiency and power density [2] . At the same time, the PFC regulates the voltage level at the DC side under diverse grid and load conditions. PFC stages have evolved to bridgeless topologies, where the power is directly converted with the aim of reducing the conduction losses, increasing the PFC efficiency [3] . As a drawback, the complexity of the current measurement circuitry increases [4] , and makes the grid synchronization more difficult [5] due to the elimination of the diode bridge. Therefore, current sensorless solutions are interesting but also challenging, because the duty cycle in each switching period throughout the line period is estimated, either in advance or on-line; directly or through the estimation of the line current to be the input of a current controller, as in the with-sensor case. In that case, an active minimization of the estimation errors is required [6] .
Here, an observer replaces the current sensor and a synchronization signal is employed to improve the current reconstruction. Simple synchronizations strategies such as Zero Crossing Detection (ZCD) may result in a low performance in weak electrical grids, where power quality events and variations frequently occurs [6] , so Phase Looked Loops (PLL) are preferred for synchronization purposes [7] - [9] . The PLL synchronization signal is also used as a more robust reference for the linear current control [7] .
The simplest structure of a PLL consists of a Phase Detector (PD), a Loop Filter (LF) and a Voltage Controlled Oscillator (VCO). The PD compares the inner synchronization signal generated by the PLL with the grid voltage measurement. The average error signal represents the phase error at the fundamental grid frequency while the LF, typically a PI controller, must filter out the PD output. The PI controller output is added to the central frequency of the PLL to adjust its inner frequency estimation, which matches the input one once the PLL is locked. Then, the VCO generates a per-unit sinusoidal signal, whose frequency and phase matches the grid one. In the case of single-phase PLLs with PD based on the Park transformation [10] , a quadrature signal generator (QSG) subsystem is additionally required [11] .
Selecting the most suitable PLL for each application requires assessing the steady-state and dynamic responses as well as the computational burden of the PLL under the operation conditions [12] . In the case of weak grids, with relatively large or fast frequency variations, ensuring an appropriate PLL performance requires to adjust its functional blocks to deal with such operation conditions [13] .
A novel PLL, with low computational burden and fast and accurate response in the case of grid frequency steps and variations, is proposed in this work. The proposed PLL is designed to be embedded within the digital controller of a current sensorless bridgeless PFC and provides the required synchronization signal. The paper is organized as follows.
Section II compares the architecture of the proposed 2SC PLL with previously proposed PLLs applicable to bridgeless PFCs. In sections III and IV, the performance of the proposed PLL is compared through simulations and experimentally respectively. In both sections, harmonically distorted grid voltages and fundamental frequency steps or ramps are applied. Conclusions evaluating the applicability of the proposal to current sensorless Bridgeless PFCs are finally provided.
II. LOW COMPUTATIONAL BURDEN PLLS IN CURRENT SENSORLESS BRIDGELESS PFCS
According to the structure shown in Fig. 1 , the PFC input and output voltages, vg and vdc respectively, are measured. The PLL generates a per-unit sinusoidal signal in phase with vg. A conventional linear current control, with a damped proportional resonant controller, is adopted. The outer, and slowest, control loop regulates vdc and provides the amplitude of the input current, which must be impressed by the inner current controller. Since the application is a current sensorless PFC, the inductor current is estimated through a current rebuilding algorithm. Finally, the gate signals are generated by means of a pulse width modulator (PWM) with sawtooth carrier and, then, applied to the power devices through the appropriate driver circuits.
Bridgeless PFC with the evaluated control structure and synchronization subsystem.
The following subsections describe the proposed and evaluated synchronization subsystems. All of them are PLLs with a PD based on the Park transformation. QSGs based on T/4 delay, the input signal derivative and the two-samples (2S) strategy proposed in [14] are evaluated. All of them are analyzed with and without FFB path. In this work, a new version of the derivative PLL, which includes a FFB path, has also been developed for comparison.
A. T/4 PLL
The conventional T/4 PLL, shown in Fig. 2 , uses a quadrature signal, obtained by means of a fixed-length memory buffer to minimize computational resources. Therefore, the memory buffer, allocates a constant number, N, of samples of vg per grid period at the central frequency, T, [11] , [15] , that results in the in-phase signal α. The T/4 delay of α generates β. The fixed-length of the memory buffer is a limitation that makes this QSG to operate properly around the nominal grid frequency. If the grid frequency deviates sufficiently from the center one, the in-phase and inquadrature signals would not be orthogonal, resulting in synchronization errors [11] . In [16] , the evaluation of T/4 PLLs with a secondary control loop demonstrates that the inclusion of a frequency feedback loop (FFB) improves the T/4 PLL performance when grid frequency ramps are applied.
B. T/4 PLL with frequency feedback loop (T/4 FFB)
Also, in [16] , the T/4 PLL with frequency feedback path obtained better performance under frequency steps. The structure is shown in Fig. 3 , where the frequency feedback gain, FB v , is defined as in [17] , sgn( )
with sgn( ) ω Δ ensuring the stability of the system and FB k′ adjusting the dynamics. 
C. Derivative PLL
Derivative QSGs in PLLs, shown in Fig. 4 , have been widely applied in the continuous domain [18] [19] . Digital PLLs, based on this approach, provide an accurate synchronization signal, although to increase the QSG precision requires improving the numerical evaluation of the derivative, which increases the computational burden [20] .
Moreover, noisy inputs to these PLLs reduce the synchronization accuracy due to the noise amplification in the differentiator. Increasing the number of considered samples reduces this effect but, to compensate the delays in , extra delays must also be included in to maintain the orthogonality, which result in a phase-error, which requires later compensation. 
D. 2S PLL
The strategy proposed in [14] allows β to be obtained by applying finite differences around an operation point, which can be dynamically adjusted as a function of the PLL frequency ω'. Computational delays are compensated within the QSG. The in-quadrature signal at instant k ( k) is generated with three consecutive samples of the grid voltage, minimizing the memory requirements of the QSG and keeping the orthogonality in the case of frequency variations: 
E. Proposed Two-Samples PLL with Frequency Feedback (2SC-FFB PLL)
To improve the performance of the 2SC-PLL first described in [6] , in this work it is proposed to include a secondary feedback control path, as shown in Fig. 6 . Due to the FFB action, it presents zero phase-error in steady-state under slow grid frequency variations, resulting in a fast signal tracking.
The detail of the FFB structure is the one shown in Fig. 3 , where the frequency feedback gain, vFB, is defined as in (1) . 
III. SIMULATION RESULTS
The six PLLs described in the previous section are simulated using the same parameters for the PI controller, designed according to [7] and integrated in a single-phase bridgeless boost PFC. The simulation parameters are included in Table II . The results obtained in this section are compared in terms of phase error, a phase error limit equal to 0.57 % is also shown as a reference, corresponding to the accuracy required to phasor measurements units (PMUs) [22] .
In Fig. 7 , it is presented a comparison among the derivative PLLs presented in Table I . Because all curves are quasicoincident and the Backward PLL has a lower computational burden, henceforth the Backward PLL will be used as the representative of its family in this work.
The response of the analyzed PLLs to a +2 Hz frequency step is shown in Fig. 8 In Fig. 9 , the response to a frequency ramp of 0.4 Hz/s applied during 0.5 s is shown. All the tested PLLs, but the FFB ones, result in phase error overshoots at the beginning and end of the frequency ramp. Again, the 2SC FFB and the Backward with FFB perform better during the ramp. In contrast, the conventional T/4 and the T/4 PLLs with FFB increase the ripple and error as the ramp occurs due to the fixed-length buffer. Both the analyzed derivative PLLs perform similarly. The settling time is lower using PLLs with FFB path, achieving 0.42 s in the case of 2S and Backward. Again, the worst result is obtained by T/4 PLL, whose settling time reaches 0.59 s.
In Fig. 10 , the performance of the PLLs under a frequency step in a grid with harmonic distortion is shown. There, the 2S and Backward overlap their curves and, also, present a ripple 0.25% while the conventional T/4 shows a 0.3% error. The PLLs implemented with FFB do not present immunity to the harmonic distortion and amplify the PLL error, being under the TVE limit.
In Fig. 11 , the steady state phase error due to individual voltage harmonics is analyzed. The first 25 harmonics, with amplitudes according to the maximum limits established by the standards UNE 50160 and IEEE 519, are applied. The T/4, Backward and 2S PLL obtained values under the TVE limits, getting the best results with the last two. The solutions with FFB are the worst under distortion condition. All values of the Backward FFB PLL phase error are over the TVE. While the T/4 and 2S with FFB only exceeds that limit for the case of the 3 rd , 5 th , 7 th , 11 th and 13 th harmonics, with the 2SC FFB with lower values.
Finally, a summary of the results obtained in Fig. 7 , 8, 9 and 10 is shown in Table III . 
IV. EXPERIMENTAL RESULTS
PLLs have been implemented in a FPGA to study their computational burden. In Table V , a summary of the resources used in the FPGA is presented for the different PLLs analyzed, comparing them with the simplest solution, the conventional T/4 PLL.
The behavior of the PLLs is also evaluated experimentally. The test bench consists of a bridgeless PFC with all active switches controlled by a FPGA, in which a linear current controller without current sensor is implemented. The synchronization signal is used to generate the current reference and to correct the estimated input current at the zero crossing points, compensating the accumulated estimation errors each half-period of grid voltage.
The laboratory setup consists of a power stage built with a Vincotech Power MOSFET Module; a sensing Board to measure the DC-link and the grid voltages to estimate the line current; a Nexys 4 board from Digilent (based on Artix 7, XC7A100T-1CSG324C) to implement the digital control; and, Power MOSFET drivers based on Scale cores (2SC0650P).
The parameters used in the setup are shown in Table IV . The laboratory prototype is supplied by a programmable AC source from Pacific (AC Power Source 345-AMX), which allows the test conditions to be dynamically adjusted. The performance of the most representative PLLs is analyzed under a frequency step from 49.5 to 50.5 Hz in Fig.  11 . The frequency step is shorter than in the simulation section to reduce the effect of the non-compensated current estimation errors. The obtained results show that the 2SC FFB PLL is faster without overshoot under frequency steps. The 2SC PLL give an overshoot under the dynamic performance and its settling time is 0.11s. In Fig. 12 , the harmonic content of the mains current obtained with the 2SC and 2SC FFB, which shows that complies with the standard IEC 61000-3-2 Class C. None of them exceeded the limits but the 2SC FFB obtained higher values in 3 th harmonic.
V. CONCLUSION
Bridgeless PFC circuits require a noise tolerant synchronization system, especially if the current sensor is avoided. PLLs are effective synchronization subsystems, but the harmonic distortion and grid voltage amplitude/frequency variations can deteriorate their performance within the controller. A novel two-sample PLL with feedback secondary path, applicable to single-phase sensorless Bridgeless PFC has been proposed. The comparative analysis in this paper shows that the feedback loop path is an effective addition to improve the dynamic response under frequency variations, despite of increasing the current distortion and increasing the computational burden. However, FFB PLLs performs worst if THDv 0.
